ABSTRACT: CMOS device lifetime is determined at tempcratures of 77 K, 150 K, and 218 K. Due to enhanced hot carrier degradation, lower operating voltages are necessary at lower tcmperatures. A novel, two-slope lifetime behavior is observed at 77 K, emphasizing the need to stress devices near the desired operating voltage. The dominant degradation mechanism depends on the temperature and drain bias. Above a certain voltage, electron injection dominates. Bclow this bias, intcrface-state gcncration leads to a shoncr lifetime. Thc voltagc at which this transition occurs is a function of temperature and is of the same order as the power supply voltage at intermediate tcmperatures. This explains the change of dominant degradation mechanism from interface states (at 300 K) to electron injection (at 77 K).
INTRODUCTION
As MOS transistors are scaled to smaller dimensions to improve both performance and packing density, the impact of hot caniers on device reliability becomes an ever-growing concern. While hot carrier lifetime extraction has been studied in depth at room temperature, very little investigation has been made at low and intermediate operating temperatures. This work will show hot camer degradation results and ten year device lifetimes for temperatures between 2 I8 K and 77 K.
EXPERIMENTAL
Devices used in this study were 25 X 1 pm NMOS transistors (Leff= 0.61 pm) with a gate oxide thickness of 150 A. An LDD implant dose of 5.0 x 1 0~~c m~ at 75 keV was used. All devices were DC stressed for 4000 seconds at drain biases ranging from 3 v to 6.5 v using an HP 4142B measurement system connected to a Lakeshore MTD Cryotronics temperature controlled dewar. Gate voltages for each stress condition were either Vg = V& (maximum electron injection) or Vg = M V& ( I~ -: maximum interface state generation). These stress conditions have been shown to cause maximum degradation at 77 K and 300 K, respectively.
RESULTS AND DISCUSSION

Device Lifetime at 77 K
A conventional 10% degradation in gmis used to define device lifetime at 77 K. for a variety of different stress conditions. As expected, for any V&, the Vg = V& stress condition results in the shortest lifetime [l] . The lifetime curves at 77 K are shown in Figure 2 for both the V@ = V& and V@ = M Vds (worst case stress at 300 K) cases. A novel two-slope behavior occurs for the Vg= Vds stress condition. A similar phenomena has been observed in SO1 devices stressed at room temperature [2]. Different damage locations or mechanisms at high and moderate drain biases may explain this trend. As seen in Figure 1 , Agmchanges at a different rate (slope) between the high bias (6.5 v, 5.75 v) and low bias (4 v) stress conditions. In any case, this two-slope behavior emphasizes the need to perform hot carrier stressing over a large range of drain voltages, preferably near the desired power supply voltage. Accelerated, high bias hot carrier stressing may not be representative of the actual damage mechanisms under normal operation. If hot carrier stressing had only been performed at high drain biases (V& > 5 v), a one-slope linear dependence vs. 1/V& would be obtained, and the extrapolated 10-year lifetime (5 v) would be too optimistic.
Device Lifetime at 150 K
At 150 K, AVfi is used instead of Ag,to monitor device degradation due to inconsistent trends in Agm for devices under the same stress conditions. Threshold voltage consistently increased versus stress time (Figure 3) . A 10 mV shift in Vth was used to define device lifetime at this temperature. Lifetime curves at 150 K are shown in Figure 4 for both VgS = V& and Vg = 34 V& A two-slope behavior for V@= V& is not seen here. A much higher or lower drain voltage stress may be necessary to locate the second slope. However, the results here already cover the desired lifetime range. Unlike the 77 K results, the dominant degradation mechanism at 150 K depends on Vds. Above 3 v, Vs = V& yields lower lifetimes for the same power supply voltage. Below 3 v, the V@ = % V& curve will limit the maximum operating voltage. Figure 5 shows the 218 K lifetime curves for devices stressed at gate biases of Vg = % Vds and Vg = V&. As at 150 K, AVh is used instead of Agm to measure degradation and lifetime. For V& values below 5.9 v, V@ = 95 Vhresults in the worst case degradation. Above this point, the dominant degradation mechanism becomes V@ = V& Unlike the scenarios at 300 K and 77 K, where only one gate condition (Vg = W V& at 300 K [3] and Vg = V& at 77 K) always results in the worst case degradation, there is a drain bias dependence on the most prevalent degradation mechanism at intermediate temperatures. This transition voltage is proportional to the temperature (5.9 v at 218 K, 3 v at 150 K).
Device Lifetime at 218 K
CONCLUSION
The reliability of NMOS devices has been studied between operating temperatures of 21 8 K and 77 K. At lower temperatures, lower power supply voltages are necessary (Figure 6 ) to maintain a 10 year lifetime. The worst case degradation condition is drain bias dependent. Above a certain drain voltage, electron trapping limits the maximum operating voltage. Below this voltage, interface state generation dominates the degradation. For temperatures in between 300 K and 77 K, this critical voltage is comparable to the power supply voltages under consideration. Therefore, a more careful treatment is needed in order to determine the maximum operating voltage for a 10 year device lifetime. It is also desirable to choose stress conditions which are representative of actual operating conditions, so that any errors associated with lifetime extrapolation are minimized.
